



RESPONSE UNDER 37 C.F.R. 1.116 EXPEDITED PROCEDURE – EXAMINING GROUP 2128

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

First Named Inventor: KASZYNSKI, Anne

Appln. No.: 10/627,976

Filed: July 28, 2003

For: Method for Functional Verification of an Integrated Circuit Model in Order to Create A

Verification Platform, Equipment Emulator

and Verification Platform

Art Unit: 2128

Examiner: Alhija, Saif A.

Confirmation No.: 4095

McLean, Virginia August 20, 2007

AMENDMENT AFTER FINAL REJECTION

Mail Stop AF
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In response to the Office Action of April 20, 2007, please amend the above-.

identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks begin on page 12 of this paper.